



1/8




FIG. 1




FIG. 2




FIG. 3







FIG. 4

**FIG. 5A**



**FIG. 6**




FIG. 7A

FIG. 7B

BIAS MODE	RF DRIVING	ERROR SIGNAL AMPLITUDE NORMALIZED TO P _m
GATED SQUARE DITHER TO DC PORT FOR QUAD+ CONTROL	SINUSOIDAL	$-2/\pi * \sin \theta_{dc} * \sin \theta_d * \sin (p \theta_d) * \text{BesselJ}(0, \theta_{rf})$
	SQUARE DIGITAL	$-2/\pi * \sin \theta_{dc} * \sin \theta_d * \sin (p \theta_d) * \cos \theta_{rf}$
SQUARE DITHER TO MODULATOR DRIVER FOR QUAD+ CONTROL	SINUSOIDAL	$-p/\pi * \sin \theta_{dc} * [1 - \text{BesselJ}(0, 2\theta_{rf})]$
	SQUARE DIGITAL	$-2/\pi * \sin \theta_{dc} * \sin \theta_{rf} * \sin (p \theta_{rf})$
SQUARE DITHER TO DC PORT FOR PEAK CONTROL	SINUSOIDAL	$-2/\pi * \sin \theta_{dc} * \sin \theta_d * \text{BesselJ}(0, \theta_{rf})$
	SQUARE DIGITAL	$-2/\pi * \sin \theta_{dc} * \sin \theta_d * \cos \theta_{rf}$

FIG. 7C




FIG. 8